





# Structura și Organizarea Calculatoarelor


– Cursul 13 –

# **Cache Memory**

Facultatea de Automatică și Calculatoare Universitatea Politehnica București

#### Topics

- Introduction
- Memory System Performance Analysis
- Caches








### Introduction

#### • Computer performance depends on:

- **Processor** performance
- Memory system performance


#### **Processor / Memory Interface:**





#### Processor-Memory Gap

We assumed access memory in 1 clock cycle – but hasn't been true since the 1980's.






### Memory System Challenge


- Make memory system appear as fast as processor
- Use hierarchy of memories
- Ideal memory:
  - Fast
  - Cheap (inexpensive)
  - Large (capacity)
- But can only choose two!





#### Memory Hierarchy









# Locality

Exploit locality to make memory accesses fast:

- Temporal Locality:
  - Locality in time
  - If data used recently, likely to use it again soon
  - How to exploit: keep recently accessed data in higher levels of memory hierarchy
- Spatial Locality:
  - Locality in space
  - If data used recently, likely to use nearby data soon
  - How to exploit: when access data, bring nearby data into higher levels of memory hierarchy too



# Memory Performance

#### Memory Performance

- Hit: data found in that level of memory hierarchy
- Miss: data not found (must go to next level)
  - Hit Rate = # hits / # memory accesses
    - = 1 Miss Rate

#### Miss Rate = # misses / # memory accesses

- = 1 Hit Rate
- Average memory access time (AMAT): average time for processor to access data

 $= t_{cache} + MR_{cache}[t_{MM} + MR_{MM}(t_{VM})]$ 





#### Memory Performance Example 1

- A program has 2,000 loads and stores
- 1,250 of these data values in cache
- Rest supplied by other levels of memory hierarchy
- What are the cache hit and miss rates?



### Memory Performance Example 2

- Suppose processor has 2 levels of hierarchy: cache and main memory
- $t_{cache} = 1$  cycle,  $t_{MM} = 100$  cycles
- What is the AMAT (average memory access time) of the program from Example 1?





## Gene Amdahl, 1922 - 2015

- Amdahl's Law: the effort spent increasing the performance of a subsystem is wasted unless the subsystem affects a large percentage of overall performance
- Co-founded 3 companies, including one called Amdahl Corporation in 1970








Caches

### Cache

- Highest level in memory hierarchy
- Fast (typically ~ 1 cycle access time)
- Ideally supplies most data to processor
- Usually holds most recently accessed data





## Cache Design Questions

- What data is held in the cache?
- How is data found?
- What data is replaced?

We focus on data loads, but stores follow the same principles.





#### What data is held in the cache?

- Ideally, cache anticipates needed data and puts it in cache
- But impossible to predict future
- Use past to predict future temporal and spatial locality:
  - Temporal locality: copy newly accessed data into cache
  - Spatial locality: copy neighboring data into cache too



# Cache Terminology

#### • Capacity (C):

- number of data bytes in cache
- Block size (b):
  - bytes of data brought into cache at once
- Number of blocks (B = C/b):
  - number of blocks in cache: B = C/b
- Degree of associativity (N):
  - number of blocks in a set
- Number of sets (*S* = *B*/*N*):
  - each memory address maps to exactly one cache set





#### How is data found?

- Cache organized into *S* sets
- Each memory address maps to exactly one set
- Caches categorized by # of blocks in a set:
  - Direct mapped: 1 block per set
  - *N*-way set associative: *N* blocks per set
  - Fully associative: all cache blocks in 1 set
- Examine each organization for a cache with:
  - Capacity (C = 8 words)
  - Block size (b = 1 word)
  - So, number of blocks (B = 8)





#### Example Cache Parameters


- **C** = **8** words (capacity)
- **b** = 1 word (block size)
- So, **B** = 8 (# of blocks)

#### **Ridiculously small, but will illustrate organizations**




# **Direct-Mapped Caches**

#### Direct Mapped Cache




#### Direct Mapped Cache Hardware








#### Direct Mapped Cache Performance



DONE:



### Direct Mapped Cache: Conflict Miss







- Compulsory: first time data accessed
- Capacity: cache too small to hold all data of interest
- Conflict: data of interest maps to same location in cache


Miss penalty: time it takes to retrieve a block from lower level of hierarchy





# **Associative Caches**

#### N-Way Set Associative Cache





#### N-Way Set Assoc. Cache Performance

#### # RISC-V assembly code

	addi	s0,	zero, 5
	addi	s1,	zero, O
LOOP:	beq	s0,	zero, DONE
	lw	s2,	0x4(s1)
	lw	s4,	0x24(s1)
	addi	s0,	s0, -1
	j	LOOE	D

#### **Miss Rate**

#### DONE:

	V	Vay 1		V		
V	Tag	Data	V	Tag	Data	
0			0			Set 3
0			0			Set 2
1	0010	mem[0x0024]	1	0000	mem[0x0004]	Set 1
0			0			Set 0



V	Tag	Data	V Tag	Data	V	Tag	Data															


Reduces conflict misses Expensive to build




# **Spatial Locality**

### Spatial Locality

- Increase block size:
  - Block size, b = 4 words
  - -C = 8 words
  - Direct mapped (1 block per set)
  - Number of blocks, B = 2 (C/b = 8/4 = 2)




#### Cache with Larger Block Size





#### Cache Perf. with Spatial Locality



## Cache Organization Recap

- Capacity: C
- Block size: b
- Number of blocks in cache: *B* = *C*/*b*
- Number of blocks in a set: N
- Number of sets: S = B/N

Organization	Number of Ways (N)	Number of Sets $(S = B/N)$
Direct Mapped	1	В
N-Way Set Associative	1 < N < B	B / N
Fully Associative	В	1



# Cache Replacement Policy

#### Replacement Policy

- Cache is too small to hold all data of interest at once
- If cache full: program accesses data X and evicts data Y
- Capacity miss when access Y again
- How to choose Y to minimize chance of needing it again?
  - Least recently used (LRU) replacement: the least recently used block in a set evicted



#### LRU Replacement

#### # RISC-V assembly

lw s1, 0x04(zero)
lw s2, 0x24(zero)
lw s3, 0x54(zero)

		١	Way 1	1	\	Way	0	
V	U	Tag	Data	V	Tag		Data	I
0	0			0				Set 3 (11)
0	0			0				Set 2 (10)
0	0			0				Set 1 (01)
0	0			0				Set 0 (00)





# **Cache Summary**

# Cache Summary

#### • What data is held in the cache?

- Recently used data (temporal locality)
- Nearby data (spatial locality)

#### • How is data found?


- Set is determined by address of data
- Word within block also determined by address
- In associative caches, data could be in one of several ways

#### • What data is replaced?

Least-recently used way in the set




#### Miss Rate Trends



Adapted from Patterson & Hennessy, Computer Architecture: A Quantitative Approach, 2011

#### Miss Rate Trends



- Bigger blocks reduce compulsory misses
- Bigger blocks increase conflict misses




#### Multilevel Caches

- Larger caches have lower miss rates, longer access times
- Expand memory hierarchy to multiple levels of caches
- Level 1: small and fast (e.g. 16 KB, 1 cycle)
- Level 2: larger and slower (e.g. 256 KB, 2-6 cycles)
- Most modern PCs have L1, L2, and L3 cache



### Intel Pentium III Die




© Intel Corp.





#### Intel Core i9-13900K Die



#### Acknowledgements

- These slides contain material developed and copyright by:
  - Arvind (MIT)
  - Krste Asanovic (MIT/UCB)
  - Joel Emer (Intel/MIT)
  - James Hoe (CMU)
  - John Kubiatowicz (UCB)
  - David Patterson (UCB)
  - Sarah & David Harris
- MIT material derived from course 6.823
- UCB material derived from course CS252



