8086 Microprocessor

Microprocessor

Program controlled semiconductor device (IC) which fetches (from memory), decodes and executes instructions.

It is used as CPU (Central Processing Unit) in computers.

Microprocessor	Fift
	Fou
	Duri Low
	(HCI
Third Generation —	- 32 b
During 1978	Phys
HMOS technology \Rightarrow Faster speed, Higher	Virtu
packing density	Floa
16 bit processors \Rightarrow 40/ 48/ 64 pins	Sup
Easier to program	mod
Dynamically relatable programs	Inte
Processor has multiply/ divide arithmetic hardware	Ince
More powerful interrupt handling	
capabilities	Seco
Flexible I/O port addressing	Durir
	NMO
Intel 8086 (16 bit processor)	dens
	4 / 8
First Generation —	Abilit
Between 1971 - 1973	and 1
PMOS technology, non compatible with TTL	Grea
4 bit processors \Rightarrow 16 pins	nesti Bette
8 and 16 bit processors \Rightarrow 40 pins	Dette
Due to limitations of pins, signals are multiplexed	Inte
multiplexed	

Fourth Generation During 1980s Low power version of HMOS technology (HCMOS) 32 bit processors Physical memory space 2²⁴ bytes = 16 Mb Virtual memory space 2⁴⁰ bytes = 1 Tb Floating point hardware Supports increased number of addressing modes


Intel 80386

Second Generation

During 1973 NMOS technology \Rightarrow Faster speed, Higher density, Compatible with TTL 4 / 8/ 16 bit processors \Rightarrow 40 pins Ability to address large memory spaces and I/O ports Greater number of levels of subroutine nesting Better interrupt handling capabilities

Intel 8085 (8 bit processor)

Microprocessor Functional blocks



8086 - Overview

First 16- bit processor released by INTEL in the year 1978

Originally HMOS, now manufactured using HMOS III technique


Approximately 29,000 transistors, 40 pin DIP, 5V supply

Does not have internal clock; external asymmetric clock source with 33% duty cycle

20-bit address to access memory \Rightarrow can address up to $2^{20} = 1$ megabytes of memory space. Addressable memory space is organized in to two banks of 512 kb each; Even (or lower) bank and Odd (or higher) bank. Address line A_0 is used to select even bank and control signal BHE is used to access odd bank

Uses a separate 16 bit address for I/O mapped devices \Rightarrow can generate 2^{16} = 64 k addresses.

Operates in two modes: minimum mode and maximum mode, decided by the signal at MN and \overline{MX} pins.



Address/Data bus

Low order address bus; these are multiplexed with data.


When AD lines are used to transmit memory address the symbol A is used instead of AD, for example A_0 - A_{15} .

When data are transmitted over AD lines the symbol D is used in place of AD, for example D_0-D_7 , D_8-D_{15} or D_0-D_{15} .

 A_{16}/S_{3} , A_{17}/S_{4} , A_{18}/S_{5} , A_{19}/S_{6}

High order address bus. These are multiplexed with status signals

Common signals



BHE (Active Low)/S₇ (Output)

Bus High Enable/Status

It is used to enable data onto the most significant half of data bus, D_8 - D_{15} . 8-bit device connected to upper half of the data bus use BHE (Active Low) signal. It is multiplexed with status signal S₇.

MN/ MX

MINIMUM / MAXIMUM

This pin signal indicates what mode the processor is to operate in.

RD (Read) (Active Low)

The signal is used for read operation. It is an output signal. It is active when low.

Common signals

TEST

40 ← V_{cc} $GND \leftarrow 1$ $39 \leftrightarrow AD_{15}$ $AD_{14} \leftrightarrow 2$ $AD_{13} \leftrightarrow 3$ $38 \rightarrow AD_{16} / S_{3}$ $37 \longrightarrow AD_{17} / S_4$ $AD_{12} \leftrightarrow 4$ $36 \rightarrow AD_{18} / S_5$ $AD_{11} \leftrightarrow 5$ $AD_{10} \leftrightarrow 6$ $35 \rightarrow AD_{19} / S_6$ $34 \rightarrow \overline{BHE}/S_7$ $AD_9 \leftrightarrow 7$ $AD_{8} \leftrightarrow 8$ 33 ← MN/ MX $32 \longrightarrow \overline{RD}$ $AD_7 \leftrightarrow 9$ $AD_6 \leftrightarrow 10$ **8086** 31 $\leftrightarrow HOLD$ (\overline{RQ} / GT_0) $30 \leftrightarrow HLDA \quad (\overline{RQ} / GT_1)$ $AD_5 \leftrightarrow 11$ $29 \longrightarrow \overline{WR}$ (LOCK) $AD_4 \leftrightarrow 12$ (\overline{S}_2) $AD_3 \leftrightarrow 13$ $28 \rightarrow M/\overline{10}$ (<u></u>S₁) $27 \longrightarrow DT/\overline{R}$ $AD_2 \leftrightarrow 14$ (\overline{S}_0) $AD_1 \leftrightarrow 15$ $26 \longrightarrow \overline{\text{DEN}}$ (QS_0) $25 \rightarrow ALE$ $AD_0 \leftrightarrow 16$ $24 \rightarrow \overline{\text{INTA}}$ (QS_1) $NMI \leftrightarrow 17$ $|NTR \rightarrow 18$ 23 ← TEST $CLK \longrightarrow 19$ 22 ← READY $GND \leftarrow 20$ 21 ← RESET

TEST input is tested by the 'WAIT' instruction.

8086 will enter a wait state after execution of the WAIT instruction and will resume execution only when the TEST is made low by an active hardware.

This is used to synchronize an external activity to the processor internal operation.

READY

This is the acknowledgement from the slow device or memory that they have completed the data transfer.

The signal made available by the devices is synchronized by the 8284A clock generator to provide ready input to the 8086.

The signal is active high.

Common signals

RESET (Input)

Causes the processor to immediately terminate its present activity.

The signal must be active HIGH for at least four clock cycles.

CLK

The clock input provides the basic timing for processor operation and bus control activity. Its an asymmetric square wave with 33% duty cycle.

INTR Interrupt Request

This is a triggered input. This is sampled during the last clock cycles of each instruction to determine the availability of the request. If any interrupt request is pending, the processor enters the interrupt acknowledge cycle.

This signal is active high and internally synchronized.

 $GND \leftarrow 1$ 40 ← V_{cc} $AD_{14} \leftrightarrow 2$ $39 \leftrightarrow AD_{15}$ $AD_{13} \leftrightarrow 3$ $38 \rightarrow AD_{16} / S_{3}$ $37 \longrightarrow AD_{17} / S_4$ $AD_{12} \leftrightarrow 4$ $AD_{11} \leftrightarrow 5$ $36 \rightarrow AD_{18} / S_5$ $AD_{10} \leftrightarrow 6$ $35 \rightarrow AD_{19} / S_{6}$ $34 \rightarrow \overline{BHE}/S_7$ $AD_9 \leftrightarrow 7$ $AD_8 \leftrightarrow 8$ 33 ← MN/ MX $32 \longrightarrow \overline{RD}$ $AD_7 \leftrightarrow 9$ $AD_6 \leftrightarrow 10$ **8086** 31 $\leftrightarrow HOLD$ (\overline{RQ} / GT_0) (RQ / GT₁) $AD_5 \leftrightarrow 11$ $30 \leftrightarrow HLDA$ $29 \longrightarrow \overline{WR}$ (LOCK) $AD_{4} \leftrightarrow 12$ (\overline{S}_2) $AD_3 \leftrightarrow 13$ $28 \rightarrow M/\overline{10}$ (\overline{S}_1) $27 \longrightarrow DT/\overline{R}$ $AD_2 \leftrightarrow 14$ (\overline{S}_0) $AD_1 \leftrightarrow 15$ $26 \longrightarrow \overline{\text{DEN}}$ (QS_0) $25 \rightarrow ALE$ $AD_0 \leftrightarrow 16$ (QS₁) $NMI \leftrightarrow 17$ $24 \rightarrow \overline{\text{INTA}}$ $|NTR \rightarrow 18$ 23 ← TEST $CLK \longrightarrow 19$ 22 ← READY GND ← 20 21 ← RESET

Min/ Max Pins


The 8086 microprocessor can work in two modes of operations : Minimum mode and Maximum mode.

In the <u>minimum mode</u> of operation the microprocessor <u>do not</u> associate with any co-processors and can not be used for multiprocessor systems.

In the <u>maximum mode</u> the 8086 <u>can work</u> in multi-processor or co-processor configuration.

Minimum or maximum mode operations are decided by the pin MN/ MX(Active low).

When this pin is <u>high</u> 8086 operates in <u>minimum mode</u> otherwise it operates in Maximum mode.



Pins 24 -31

For minimum mode operation, the MN/ \overline{MX} is tied to VCC (logic high)

8086 itself generates all the bus control signals

(Data Transmit/ Receive) Output signal from the processor to control the direction of data flow through the data transceivers


(Data Enable) Output signal from the processor used as out put enable for the transceivers

(Address Latch Enable) Used to demultiplex the address and data lines using external latches

Used to differentiate memory access and I/O access. For memory reference instructions, it is high. For IN and OUT instructions, it is low.

Write control signal; asserted low Whenever processor writes data to memory or I/O port

(Interrupt Acknowledge) When the interrupt request is accepted by the processor, the output is low on this line.



Pins 24 -31

For minimum mode operation, the MN/ \overline{MX} is tied to VCC (logic high)

8086 itself generates all the bus control signals


HOLD Input signal to the processor form the bus masters as a request to grant the control of the bus.

Usually used by the DMA controller to get the control of the bus.

HLDA

(Hold Acknowledge) Acknowledge signal by the processor to the bus master requesting the control of the bus through HOLD.

The acknowledge is asserted high, when the processor accepts HOLD.



Maximum mode signals


During maximum mode operation, the MN/ \overline{MX} is grounded (logic low)

Pins 24 -31 are reassigned

 $\overline{S_0}$, $\overline{S_1}$, $\overline{S_2}$

Status signals; used by the 8086 bus controller to generate bus timing and control signals. These are decoded as shown.

Sta	tus Sig	nal	Mashing Coale		
\overline{S}_2	$\overline{\mathbf{S}}_{1}$	\overline{S}_0	Machine Cycle		
0	0	0, 1	Interrupt acknowledge		
0	0	1	Read I/O port		
0	1	0	Write I/O port		
0	1	1	Halt		
1	0	0	Code access		
1	0	1	Read memory		
1	1	0	Write memory		
1	1	1	Passive/Inactive		



Maximum mode signals

During maximum mode operation, the MN/ MX is grounded (logic low)

Pins 24 -31 are reassigned


 $\overline{QS_0}, \overline{QS_1}$

(**Queue Status**) The processor provides the status of queue in these lines.

The queue status can be used by external device to track the internal status of the queue in 8086.

The output on QS_0 and QS_1 can be interpreted as shown in the table.


Queue status						
QS ₁	QS ₀	Queue operation				
0	0	No operation				
0	1	First byte of an opcode from queue				
1	0	Empty the queue				
1	1	Subsequent byte from queue				



Maximum mode signals

During maximum mode operation, the MN/ \overline{MX} is grounded (logic low)

Pins 24 -31 are reassigned



(Bus Request/ Bus Grant) These requests are used by other local bus masters to force the processor to release the local bus at the end of the processor's current bus cycle.


These pins are bidirectional.

The request on $\overline{GT_0}$ will have higher priority than $\overline{GT_1}$


An output signal activated by the LOCK prefix instruction.

Remains active until the completion of the instruction prefixed by LOCK.

The 8086 output low on the LOCK pin while executing an instruction prefixed by LOCK to prevent other bus masters from gaining control of the system bus.





Bus Interface Unit (BIU)



Bus Interface Unit (BIU)

Segment Registers






- 8086's 1-megabyte memory is divided into segments of up to 64K bytes each.
- The 8086 can directly address four segments (256 K bytes within the 1 M byte of memory) at a particular time.
- Programs obtain access to code and data in the segments by changing the segment register content to point to the desired segments.

Bus Interface Unit (BIU)

Segment Registers

Code Segment Register

- **16-bit**
- CS contains the base or start of the current code segment; IP contains the distance or offset from this address to the next instruction byte to be fetched.
- BIU computes the 20-bit physical address by logically shifting the contents of CS 4-bits to the left and then adding the 16-bit contents of IP.
- That is, all instructions of a program are relative to the contents of the CS register multiplied by 16 and then offset
 is added provided by the IP.




Bus Interface Unit (BIU)

Segment Registers

Data Segment Register

- 16-bit
- Points to the current data segment; operands for most instructions are fetched from this segment.
- The 16-bit contents of the Source Index (SI) or Destination Index (DI) or a 16-bit displacement are used as offset for computing the 20-bit physical address.




Bus Interface Unit (BIU)

Segment Registers

Stack Segment Register

- **16-bit**
- Points to the current stack.
- The 20-bit physical stack address is calculated from the Stack Segment (SS) and the Stack Pointer (SP) for stack instructions such as PUSH and POP.
- In <u>based addressing mode</u>, the 20-bit physical stack address is calculated from the Stack segment (SS) and the Base Pointer (BP).




Bus Interface Unit (BIU)

Segment Registers

Extra Segment Register

- **16-bit**
- Points to the extra segment in which data (in excess of 64K pointed to by the DS) is stored.
- String instructions use the ES and DI to determine the 20bit physical address for the destination.




Bus Interface Unit (BIU)


Segment Registers

Instruction Pointer

- **16-bit**
- Always points to the next instruction to be executed within the currently executing code segment.
- So, this register contains the 16-bit offset address pointing to the next instruction code within the 64Kb of the code segment area.
- Its content is automatically incremented as the execution of the next instruction takes place.




Bus Interface Unit (BIU)



Instruction queue

- A group of First-In-First-Out (FIFO) in which up to 6 bytes of instruction code are pre fetched from the memory ahead of time.
- This is done in order to speed up the execution by overlapping instruction fetch with execution.
- This mechanism is known as <u>pipelining</u>.

Execution Unit (EU)




Execution Unit (EU)

EU Registers

Accumulator Register (AX)

- Consists of two 8-bit registers AL and AH, which can be combined together and used as a 16-bit register AX.
- AL in this case contains the low order byte of the word, and AH contains the high-order byte.
- The I/O instructions use the AX or AL for inputting / outputting 16 or 8 bit data to or from an I/O port.
- Multiplication and Division instructions also use the AX or AL.




Execution Unit (EU)



Base Register (BX)


- Consists of two 8-bit registers BL and BH, which can be combined together and used as a 16-bit register BX.
- BL in this case contains the low-order byte of the word, and BH contains the high-order byte.
- This is the only general purpose register whose contents can be used for addressing the 8086 memory.
- All memory references utilizing this register content for addressing use DS as the default segment register.



EU Registers

Counter Register (CX)

- Consists of two 8-bit registers CL and CH, which can be combined together and used as a 16-bit register CX.
- When combined, CL register contains the low order byte of the word, and CH contains the high-order byte.
- Instructions such as SHIFT, ROTATE and LOOP use the contents of CX as a counter.



Example:


The instruction LOOP START automatically decrements CX by 1 without affecting flags and will check if [CX] = 0.

If it is zero, 8086 executes the next instruction; otherwise the 8086 branches to the label START.

EU Registers

Data Register (DX)


- Consists of two 8-bit registers DL and DH, which can be combined together and used as a 16-bit register DX.
- When combined, DL register contains the low order byte of the word, and DH contains the high-order byte.
- Used to hold the high 16-bit result (data) in 16 X 16 multiplication or the high 16-bit dividend (data) before a 32 ÷ 16 division and the 16-bit reminder after division.



EU Registers




- **SP** and **BP** are used to access data in the stack segment.
- SP is used as an offset from the current SS during execution of instructions that involve the stack segment in the external memory.
- SP contents are automatically updated (incremented/ decremented) due to execution of a POP or PUSH instruction.
- BP contains an offset address in the current SS, which is used by instructions utilizing the based addressing mode.



EU Registers

Source Index (SI) and Destination Index (DI)


- Used in indexed addressing.
- Instructions that process data strings use the SI and DI registers together with DS and ES respectively in order to distinguish between the source and destination addresses.



EU Registers

Source Index (SI) and Destination Index (DI)

- Used in indexed addressing.
- Instructions that process data strings use the SI and DI registers together with DS and ES respectively in order to distinguish between the source and destination addresses.



Execution Unit (EU)

Flag Register	lowe addit nibb	Auxiliary Carry Flag This is set, if there is a carry from the lowest nibble, i.e, bit three during addition, or borrow for the lowest nibble, i.e, bit three, during subtraction.				a ca add	s flag i arry ou	ut of M or a bo	Flag when th ISB in c orrow ir	ase of
Sign Flag	Z	Zero Flag				Parity Flag				
This flag is set, when the result of any computation is negative	the computa	This flag is set, if the result of he computation or comparison performed by an instruction is pero			This flag is set to 1, if the lower byte of the result contains even number of 1's ; for odd number of 1's set to zero.					
15 14 13 12	11 10	98	7	6	5 4	3	2	1	0	/
	OF DF	IF TF	SF	ZF	AF		PF		CF	
Over flow Flag This flag is set, if an overflow occurs, i.e, if the result of a signed operation is large enough to accommodate in a destination					cution					


register. The result is of more than 7-bits in size in case of 8-bit signed operation and more than 15-bits in size in case of 16-bit sign operations, then the overflow will be set.

Direction Flag

This is used by string manipulation instructions. If this flag bit is '0', the string is processed beginning from the lowest address to the highest address, i.e., auto incrementing mode. Otherwise, the string is processed from the highest address towards the lowest address, i.e., auto incrementing mode. If this flag is set, the processor enters the single step execution mode by generating internal interrupts after the execution of each instruction

Interrupt Flag

Causes the 8086 to recognize external mask interrupts; clearing IF disables these interrupts.



SI.No.	Туре	Register width	Name of register
1	General purpose register	16 bit	AX, BX, CX, DX
		8 bit	AL, AH, BL, BH, CL, CH, DL, DH
2	Pointer register	16 bit	SP, BP
3	Index register	16 bit	SI, DI
4	Instruction Pointer	16 bit	IP
5	Segment register	16 bit	CS, DS, SS, ES
6	Flag (PSW)	16 bit	Flag register

Architecture Registers and Special Functions

Register	Name of the Register	Special Function
AX	16-bit Accumulator	Stores the 16-bit results of arithmetic and logic operations
AL	8-bit Accumulator	Stores the 8-bit results of arithmetic and logic operations
BX	Base register	Used to hold base value in base addressing mode to access memory data
СХ	Count Register	Used to hold the count value in SHIFT, ROTATE and LOOP instructions
DX	Data Register	Used to hold data for multiplication and division operations
SP	Stack Pointer	Used to hold the offset address of top stack memory
BP	Base Pointer	Used to hold the base value in base addressing using SS register to access data from stack memory
SI	Source Index	Used to hold index value of source operand (data) for string instructions
DI	Data Index	Used to hold the index value of destination operand (data) for string operations

Addressing Modes & Instruction set


Introduction

; PROGRAM TO ADD TWO 16-BIT DATA (METHOD-1)

DATA SEGMENT	;Assembler directive	a prot	olem.
ORG 1104H SUM DW 0 CARRY DB 0 DATA ENDS	;Assembler directive ;Assembler directive ;Assembler directive ;Assembler directive	Instru Directions which a follows to execute tas	a micropro a task or j
ASSUME DS:DATA ORG 1000H MOV AX,205AH MOV BX,40EDH MOV CL,00H ADD AX,BX MOV SUM,AX JNC AHEAD INC CL AHEAD: MOV CARRY,CL HLT	<pre>;Assembler directive ;Assembler directive ;Assembler directive ;Assembler directive ;Load the first data in AX register ;Load the second data in BX register ;Clear the CL register for carry ;Add the two data, sum will be in AX ;Store the sum in memory location (1104H) ;Check the status of carry flag ;If carry flag is set, increment CL by one ;Store the carry in memory location (1106H)</pre>	Computer la High Level	
CODE ENDS END	;Assembler directive ;Assembler directive Machine	Language Ass	embly Lar
	■ Binary	v bits ■ E ■ `I	nglish Alp Mnemonics ssembler

Program A set of instructions written to solve

ocessor part of a



Every instruction of a program has to operate on a data.

The different ways in which a source operand is denoted in an instruction are known as addressing modes.

1. Register Addressing	Group I : Addressing modes for register and immediate data	
2. Immediate Addressing		
3. Direct Addressing		
4. Register Indirect Addressing	Group II : Addressing modes for memory data	
5. Based Addressing		
6. Indexed Addressing		
7. Based Index Addressing		
8. String Addressing		
9. Direct I/O port Addressing	Group III : Addressing modes for I/O ports	
10. Indirect I/O port Addressing		
11. Relative Addressing	Group IV : Relative Addressing mode	
12. Implied Addressing	Group V : Implied Addressing mode	

Group I : Addressing modes for register and immediate data

- 1. Register Addressing
- 2. Immediate Addressing
- 3. Direct Addressing
- 4. Register Indirect Addressing
- 5. Based Addressing
- 6. Indexed Addressing
- 7. Based Index Addressing
- 8. String Addressing
- 9. Direct I/O port Addressing
- **10. Indirect I/O port Addressing**
- **11. Relative Addressing**
- **12. Implied Addressing**


The instruction will specify the name of the register which holds the data to be operated by the instruction.

Example:

MOV CL, DH


The content of 8-bit register DH is moved to another 8-bit register CL

(CL) ← (DH)



1. Register Addressing

- 2. Immediate Addressing
- 3. Direct Addressing
- 4. Register Indirect Addressing
- 5. Based Addressing
- 6. Indexed Addressing
- 7. Based Index Addressing
- 8. String Addressing
- 9. Direct I/O port Addressing
- **10. Indirect I/O port Addressing**
- **11. Relative Addressing**
- **12. Implied Addressing**



In immediate addressing mode, an 8-bit or 16-bit data is specified as part of the instruction

Example:

MOV DL, 08H

The 8-bit data (08 $_{\rm H})$ given in the instruction is moved to DL


(DL) ← 08_H

MOV AX, 0A9FH

The 16-bit data ($0A9F_H$) given in the instruction is moved to AX register


 $(AX) \leftarrow 0A9F_{H}$


Addressing Modes : Memory Access



Addressing Modes : Memory Access

- 20 Address lines ⇒ 8086 can address up to 2²⁰ = 1M bytes of memory
- However, the largest register is only 16 bits
- Physical Address will have to be calculated Physical Address : Actual address of a byte in memory. i.e. the value which goes out onto the address bus.
- Memory Address represented in the form Seg : Offset (Eg - 89AB:F012)
- Each time the processor wants to access memory, it takes the contents of a segment register, shifts it one hexadecimal place to the left (same as multiplying by 16₁₀), then add the required offset to form the 20- bit address






89AB : F012 \rightarrow 89AB \rightarrow 89AB0 (Paragraph to byte \rightarrow 89AB x 10 = 89AB0) F012 \rightarrow 0F012 (Offset is already in byte unit) + ------98AC2 (The absolute address)

Group II : Addressing modes for memory data

- **1. Register Addressing**
- 2. Immediate Addressing
- 3. Direct Addressing
- 4. Register Indirect Addressing
- 5. Based Addressing
- 6. Indexed Addressing
- 7. Based Index Addressing
- 8. String Addressing
- 9. Direct I/O port Addressing
- **10. Indirect I/O port Addressing**
- **11. Relative Addressing**
- **12. Implied Addressing**



Here, the effective address of the memory location at which the data operand is stored is given in the instruction.

The effective address is just a 16-bit number written directly in the instruction.

Example:


MOV BX, [1354H] MOV BL, [0400H]

The square brackets around the 1354_{H} denotes the contents of the memory location. When executed, this instruction will copy the contents of the memory location into BX register.

This addressing mode is called direct because the displacement of the operand from the segment base is specified directly in the instruction.

Group II : Addressing modes for memory data

- 1. Register Addressing
- 2. Immediate Addressing
- 3. Direct Addressing
- 4. Register Indirect Addressing
- 5. Based Addressing
- 6. Indexed Addressing
- 7. Based Index Addressing
- 8. String Addressing
- 9. Direct I/O port Addressing
- **10. Indirect I/O port Addressing**
- **11. Relative Addressing**
- **12. Implied Addressing**



In Register indirect addressing, name of the register which holds the effective address (EA) will be specified in the instruction.

Registers used to hold EA are any of the following registers:

BX, BP, DI and SI.

Content of the DS register is used for base address calculation.

Example:

MOV CX, [BX]

Note : Register/ memory enclosed in brackets refer to content of register/ memory


Operations:

EA = (BX) $BA = (DS) \times 16_{10}$ MA = BA + EA

 $(CX) \leftarrow (MA)$ or,

 $(CL) \leftarrow (MA)$ $(CH) \leftarrow (MA + 1)$

- 1. Register Addressing
- 2. Immediate Addressing
- 3. Direct Addressing
- 4. Register Indirect Addressing
- 5. Based Addressing
- 6. Indexed Addressing
- 7. Based Index Addressing
- 8. String Addressing
- 9. Direct I/O port Addressing
- **10. Indirect I/O port Addressing**
- **11. Relative Addressing**
- **12. Implied Addressing**



In Based Addressing, **BX or BP** is used to hold the base value for effective address and a signed 8-bit or unsigned 16-bit displacement will be specified in the instruction.

In case of 8-bit displacement, it is sign extended to 16-bit before adding to the base value.

When **BX** holds the base value of EA, 20-bit physical address is calculated from **BX and DS**.

When BP holds the base value of EA, BP and SS is used.


Example:

MOV AX, [BX + 08H]

Operations:

 $\begin{array}{l} 0008_{H} \leftarrow \ 08_{H} \ (\text{Sign extended}) \\ \text{EA} = (\text{BX}) + 0008_{H} \\ \text{BA} = (\text{DS}) \times 16_{10} \\ \text{MA} = \text{BA} + \text{EA} \\ (\text{AX}) \leftarrow (\text{MA}) \quad \text{or,} \\ (\text{AL}) \leftarrow (\text{MA}) \\ (\text{AH}) \leftarrow (\text{MA} + 1) \end{array}$

- **1. Register Addressing**
- 2. Immediate Addressing
- 3. Direct Addressing
- 4. Register Indirect Addressing
- 5. Based Addressing
- 6. Indexed Addressing
- 7. Based Index Addressing
- 8. String Addressing
- 9. Direct I/O port Addressing
- **10. Indirect I/O port Addressing**
- **11. Relative Addressing**
- **12. Implied Addressing**



SI or DI register is used to hold an index value for memory data and a signed 8-bit or unsigned 16bit displacement will be specified in the instruction.

Displacement is added to the index value in SI or DI register to obtain the EA.

In case of 8-bit displacement, it is sign extended to 16-bit before adding to the base value.


Example:

MOV CX, [SI + 0A2H]

Operations:

 $FFA2_{H} \leftarrow A2_{H} \text{ (Sign extended)}$ $EA = (SI) + FFA2_{H}$ $BA = (DS) \times 16_{10}$ MA = BA + EA $(CX) \leftarrow (MA) \text{ or}_{7}$ $(CL) \leftarrow (MA)$ $(CH) \leftarrow (MA + 1)$

- 1. Register Addressing
- 2. Immediate Addressing
- 3. Direct Addressing
- 4. Register Indirect Addressing
- 5. Based Addressing
- 6. Indexed Addressing
- 7. Based Index Addressing
- 8. String Addressing
- 9. Direct I/O port Addressing
- **10. Indirect I/O port Addressing**
- **11. Relative Addressing**
- **12. Implied Addressing**



In Based Index Addressing, the effective address is computed from the sum of a base register (BX or BP), an index register (SI or DI) and a displacement.

Example:

MOV DX, [BX + SI + 0AH]

Operations:

 $000A_{H} \leftarrow 0A_{H}$ (Sign extended)

 $EA = (BX) + (SI) + 000A_H$ $BA = (DS) \times 16_{10}$ MA = BA + EA

 $(DX) \leftarrow (MA)$ or,

 $(DL) \leftarrow (MA)$ $(DH) \leftarrow (MA + 1)$

Group II : Addressing modes for memory data

- **1. Register Addressing**
- 2. Immediate Addressing
- 3. Direct Addressing
- 4. Register Indirect Addressing
- 5. Based Addressing
- 6. Indexed Addressing
- 7. Based Index Addressing
- 8. String Addressing
- 9. Direct I/O port Addressing
- **10. Indirect I/O port Addressing**
- **11. Relative Addressing**
- **12. Implied Addressing**

Note : Effective address of the Extra segment register

Employed in string operations to operate on string data.

The effective address (EA) of source data is stored in SI register and the EA of destination is stored in DI register.

Segment register for calculating base address of source data is DS and that of the destination data is ES

Example: MOVS BYTE

Operations:

Calculation of source memory location: EA = (SI) $BA = (DS) \times 16_{10}$ MA = BA + EA


Calculation of destination memory location: $EA_E = (DI) BA_E = (ES) \times 16_{10} MA_E = BA_E + EA_E$

 $(MAE) \leftarrow (MA)$

If DF = 1, then (SI) \leftarrow (SI) – 1 and (DI) = (DI) – 1 If DF = 0, then (SI) \leftarrow (SI) +1 and (DI) = (DI) + 1

Group III : Addressing modes for I/O ports

- 1. Register Addressing
- 2. Immediate Addressing
- 3. Direct Addressing
- 4. Register Indirect Addressing
- 5. Based Addressing
- 6. Indexed Addressing
- 7. Based Index Addressing
- 8. String Addressing
- 9. Direct I/O port Addressing
- **10. Indirect I/O port Addressing**
- **11. Relative Addressing**
- **12. Implied Addressing**



These addressing modes are used to access data from standard I/O mapped devices or ports.

In direct port addressing mode, an 8-bit port address is directly specified in the instruction.


Example: IN AL, [09H]

Operations: $PORT_{addr} = 09_{H}$ (AL) \leftarrow (PORT)

Content of port with address $\mathbf{09}_{\mathrm{H}}$ is moved to AL register

Group IV : Relative Addressing mode

- **1. Register Addressing**
- 2. Immediate Addressing
- 3. Direct Addressing
- 4. Register Indirect Addressing
- 5. Based Addressing
- 6. Indexed Addressing
- 7. Based Index Addressing
- 8. String Addressing
- 9. Direct I/O port Addressing
- **10. Indirect I/O port Addressing**
- **11. Relative Addressing**
- **12. Implied Addressing**



In this addressing mode, the effective address of a program instruction is specified relative to Instruction Pointer (IP) by an 8-bit signed displacement.

Example: JZ 0AH

Operations:

 $000A_{H} \leftarrow 0A_{H}$ (sign extend)


If ZF = 1, then

 $EA = (IP) + 000A_H$ $BA = (CS) \times 16_{10}$ MA = BA + EA

If ZF = 1, then the program control jumps to new address calculated above.

If ZF = 0, then next instruction of the program is executed.

- **1. Register Addressing**
- 2. Immediate Addressing
- 3. Direct Addressing
- 4. Register Indirect Addressing
- 5. Based Addressing
- 6. Indexed Addressing
- 7. Based Index Addressing
- 8. String Addressing
- 9. Direct I/O port Addressing
- **10. Indirect I/O port Addressing**
- **11. Relative Addressing**



Instructions using this mode have no operands. The instruction itself will specify the data to be operated by the instruction.

Example: CLC

This clears the carry flag to zero.