

#### Systems and Technology Group

### Vector Programming and Application Partitioning for the Cell BE

### Course Code: L3T2H1-52 Cell Ecosystem Solutions Enablement

Course Code: L3T2H1-52 Vector Programming SIMD

06/27/06



## **Course Objectives**

- Learn how to vectorize to exploit the power of Cell BE
- How to partition an application based on PPE or SPE resource requirements
- How to use intrinsics



# **Course Agenda**

### Vector Programming (SIMD)

- Data types for vector programming
- Application partitioning
- SPU Intrinsics

3

Trademarks - Cell Broadband Engine ™ is a trademark of Sony Computer Entertainment, Inc.



### **Vector Programming**

Course Code: L3T2H1-52 Vector Programming SIMD


4

06/27/06



### Single Instruction Multiple Data (SIMD) Computation

#### Process multiple "b[i]+c[i]" data per operations





# C/C++ Extensions to Support SIMD

#### Vector datatypes

- vector [unsigned] {char, short, float, double}
  - e.g. "vector float", "vector signed short", "vector unsigned int", ...
- SIMD width per datatype is implicit in vector datatype definition
- casts from one vector type to another in the usual way
- vectors aligned on quadword (16B) boundaries

#### Vector pointers

- e.g. "vector float \*p"
- p+1 points to the next vector (16B) after that pointed to by p
- casts between scalar and vector pointer types

# Fitting SIMD Data Types into Registers

_		Prefer	red Slo	t	F	Preferre	d Scala	ar Slot:							Puto	Indov
1	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	Index 15
				Byte												
			Half	word												
		Add	ress													
		W	ord													
				Double	eword											
								Quad	word							

msb															lsb
byte 0	byte 1	byte 2	byte 3	byte 4	byte 5	byte 6	byte 7	byte 8	byte 9	byte 10	byte 11	byte 12	byte 13	byte 14	byte 15
	doubleword 0				doubleword 1										
	word 0 word 1				word 2 word 3										
halfwo	ord 0	halfw	ord 1	halfw	ord 2	halfw	ord 3	halfw	ord 4	halfw	ord 5	halfw	ord 6	halfw	ord 7
char 0	char 1	char 2	char 3	char 4	char 5	char 6	char 7	char 8	char 9	char 10	char 11	char 12	char 13	char 14	char 15



# **Types of Intrinsics**

- The C/C++ language extension intrinsics are grouped into the following three classes:
  - Specific Intrinsics
    - Intrinsics that have a one-to-one mapping with a single assemblylanguage instruction. Programmers rarely need the specific intrinsics for implementing inline assembly code because most instructions are accessible through generic intrinsics.
    - Prefixed by si\_ , e.g. si\_stop
  - Generic Intrinsics and Built-Ins
    - Intrinsics that map to one of several assembly-language instructions or instruction sequences, depending on the type of operands.
    - Prefixed by spu\_, e.g. spu\_add
  - Composite Intrinsics
    - Convenience functions that map to assembly-language instruction sequences. A composite intrinsic can be expressed as a sequence of generic intrinsics.



### **Generic SPU Intrinsics**

- Generic / Buit-In
  - Constant formation (spu\_splats)
  - Conversion (spu\_convtf, spu\_convts, ..)
  - Arithmetic (spu\_add, spu\_madd, spu\_nmadd, ...)
  - Byte operations (spu\_absd, spu\_avg,...)
  - Compare and branch (spu\_cmpeq, spu\_cmpgt,...)
  - Bits and masks (spu\_shuffle, spu\_sel,...)
  - Logical (spu\_and, spu\_or, ...)
  - Shift and rotate (spu\_rlqwbyte, spu\_rlqw,...)
  - Control (spu\_stop, spu\_ienable, spu\_idisable, ...)
  - Channel Control (spu\_readch, spu\_writech,...)
  - Scalar (spu\_insert, spu\_extract, spu\_promote)
- Composite

9

DMA (spu\_mfcdma32, spu\_mfcdma64, spu\_mfcstat)



# Accessing SIMD instructions

#### Access to SIMD instructions is via intrinsic functions

- similar intrinsics for both SPU and VMX
- translation from function to instruction dependent on datatype of arguments
- e.g. spu\_add(a,b) can translate to a floating add, a signed or unsigned int add, a signed or unsigned short add, etc.
- Examples

- t\_v = spu\_mul(t\_v, (vector float)spu\_splats((float)0.5));
- t\_v = spu\_sub( (vector float) spu\_splats( (float)47.11), t\_v);
- t\_v = spu\_mul( t\_v, s\_v);

# Vectorizing a Loop – A Simple Example

```
/* scalar version */
int mult1(float *in1, float *in2, float *out, int N)
  int i;
  for (i = 0, i < N, i++)
         out[i] = in1[i] * in2[i];
  return 0;
```


```
/* vectorized version */
int vmult1(float *in1, float *in2, float *out, int N)
  /* assumes that arrays are guadword aligned */
  /* assumes that N is divisible by 4 */
  int i. Nv:
  Nv = N >> 2;
                             /* N/4 vectors */
  vector float *vin1 = (vector float *) (in1);
  vector float *vin2 = (vector float *) (in2);
  vector float *vout = (vector float *) (out);
  for (i = 0, i < Nv, i++)
       vout[i] = spu mul(vin1[i],vin2[i]);
  return 0:
```

- Loop does term-by-term multiply of two arrays
  - arrays assumed here to remain scalar outside of subroutine
- If arrays not quadword-aligned, extra work is necessary
- If array size is not a multiple of 4, extra work is necessary



## SIMD Data Partitioning Strategies

#### Choose SIMD strategy appropriate for algorithm



- Easy to SIMD program as if scalar, operating on 4 independent objects at a time
- Data must be maintained in separate arrays or SPU must shuffle vec-across data into a parallel array form
- Consider unrolling affects when picking SIMD strategy



# **Complex multiplication**

 In general, the multiplication of two complex numbers is represented by


$$(a+ib)(c+id) = (ac-bd) + i(ad+bc)$$

#### Or, in code form:

```
/* Given two input arrays with interleaved real and imaginary parts */
float input1[2N], input2[2N], output[2N];
for (int i=0;i<N;i+=2) {
  float ac = input1[i]*input2[i];
  float bd = input1[i+1]*input2[i+1];
  output[i] = (ac - bd);
  /*optimized version of (ad+bc) to get rid of a multiply*/
  /* (a+b) * (c+d) -ac - bd = ac + ad + bc + bd -ac -bd = ad + bc */
  output[i+1] = (input1[i]+input1[i+1])*(input2[i]+input2[i+1]) - ac - bd;
}</pre>
```

-	
	and the second second
	and the second second
·	

### **Complex Multiplication SPE - Shuffle Vectors**




# **Complex Multiplication**

A1 =  $spu_nmsub(Q1, Q2, v_zero);$ 

	<b>Q1</b>	b1	b2	b3	b4	
*	Q2	d1	d2	d3	d4	
-	Z	0	0	0	0	
	-				_	_

A1 -(b1\*d1) -(b2\*d2) -(b3\*d3) -(b4\*d4)




A2 = spu madd(Q1, I2, v zero);

 $Q1 = spu_madd(I1, Q2, A2);$ 


I1 = spu madd(I1, I2, A1);

			-	
		_	1 1	
_	_	_	_	


## **Complex Multiplication – Shuffle Back**



D1 = spu\_shuffle(I1, Q1, vcvmrgh);



D2 = spu\_shuffle(I1, Q1, vcvmrgl);



### Complex multiplication – SPE - Summary

vector float A1, A2, B1, B2, I1, I2, Q1, Q2, D1, D2;

/\* in-phase (real), quadrature (imag), temp, and output vectors\*/
vector float v\_zero = (vector float)(0,0,0,0);

vector unsigned char I\_Perm\_Vector = (vector unsigned char)(0,1,2,3,8,9,10,11,16,17,18,19,24,25,26,27); vector unsigned char Q\_Perm\_Vector = (vector unsigned char)(4,5,6,7,12,13,14,15,20,21,22,23,28,29,30,31); vector unsigned char vcvmrgh = (vector unsigned char) (0,1,2,3,16,17,18,19,4,5,6,7,20,21,22,23); vector unsigned char vcvmrgl = (vector unsigned char) (8,9,10,11,24,25,26,27,12,13,14,15,28,29,30,31);

/\* input vectors are in interleaved form in A1,A2 and B1,B2 with each input vector representing 2 complex numbers and thus this loop would repeat for N/4 iterations \*/

```
I1 = spu shuffle(A1, A2, I Perm Vector); /* pulls out 1st and 3rd 4-byte element from vectors A1 and A2 */
I2 = spu shuffle(B1, B2, I Perm Vector); /* pulls out 1st and 3rd 4-byte element from vectors B1 and B2 */
Q1 = spu shuffle(A1, A2, Q Perm Vector); /* pulls out 2nd and 4th 4-byte element from vectors A1 and A2 */
Q2 = spu shuffle(B1, B2, Q Perm Vector); /* pulls out 3rd and 4th 4-byte element from vectors B1 and B2 */
A1 = spu nmsub(Q1, Q2, v zero);
                                      /* calculates -(bd - 0) for all four elements */
A2 = spu madd(Q1, I2, v zero);
                                      /* calculates (bc + 0) for all four elements */
Q1 = spu madd(I1, Q2, A2);
                                      /* calculates ad + bc for all four elements */
I1 = spu madd(I1, I2, A1);
                                      /* calculates ac - bd for all four elements */
D1 = spu shuffle(I1, Q1, vcvmrqh);
                                  /* spreads the results back into interleaved format */
D2 = spu shuffle(I1, Q1, vcvmrgl);
                                       /* spreads the results back into interleaved format */
```




# **Application Partitioning**

- Applications must be partitioned across the processing elements
  - PPC core, SPEs
- Partitioning involves consideration of and trade-offs among:
  - processing load
  - program structure
  - data flow
  - data and code movement via DMA
  - loading of bus and bus attachments
  - desired performance
- Several models:

- "PPC-centric" vs. "SPE-centric"
- data-serial / instruction-parallel vs. data-parallel / instruction-serial



# **Application Partitioning**





## "PPC-Centric" & "SPE-Centric" Models


#### "PPC-Centric":

- an offload model
- main line application code runs in PPC core
- individual functions extracted and offloaded to SPEs
- SPUs wait to be given work by the PPC core

#### "SPE-Centric":

- most of the application code distributed among SPEs
- PPC core runs little more than a resource manager for the SPEs (e.g. maintaining in main memory control blocks with work lists for the SPEs)
- SPE fetches next work item (what function to execute, pointer to data, etc.) from main memory (or its own memory) when it completes current work item

# A Pipelined Approach



INPUT

- Data-serial / instruction-parallel
- Example: three function groups, so three SPEs
- Dataflow is unidirectional
- Synchronization is important
  - time spent in each function group should be about the same
  - but may complicate tuning and optimization of code
- Main data movement is SPE-to-SPE
  - can be push or pull
- Disadvantages
  - Difficulty of load balancing
  - Increase in data movements


FUNCTION GROUP 0 (SPE 0)

#### LOCAL STATE (TO/FROM MAIN MEM)06/27/06





# A Data-Partitioned Approach




- Data-parallel / instruEtIOAtionialin each SPE
  - then -
- Example: data blocks, partitioned into three sub-blocks, so three SPEs
- May require coordination among SPEs between functions Function 2 in each SPE – e.g. if there is interaction between data sub-blocks
- Essentially all data movement is SPE-to main memory or main memory-to-SPE





# A Services Approach



- Different functions offered as a service
- Fixed static allocation should be avoided
- Services should be virtulized and managed on a demandinitiated basis

(c) Copyright International Business Machines Corporation 2005. All Rights Reserved. Printed in the United Sates September 2005.

The following are trademarks of International Business Machines Corporation in the United States, or other countries, or both. IBM IBM Logo Power Architecture

Other company, product and service names may be trademarks or service marks of others.

All information contained in this document is subject to change without notice. The products described in this document are NOT intended for use in applications such as implantation, life support, or other hazardous uses where malfunction could result in death, bodily injury, or catastrophic property damage. The information contained in this document does not affect or change IBM product specifications or warranties. Nothing in this document shall operate as an express or implied license or indemnity under the intellectual property rights of IBM or third parties. All information contained in this document was obtained in specific environments, and is presented as an illustration. The results obtained in other operating environments may vary.

While the information contained herein is believed to be accurate, such information is preliminary, and should not be relied upon for accuracy or completeness, and no representations or warranties of accuracy or completeness are made.

THE INFORMATION CONTAINED IN THIS DOCUMENT IS PROVIDED ON AN "AS IS" BASIS. In no event will IBM be liable for damages arising directly or indirectly from any use of the information contained in this document.

IBM Microelectronics Division 1580 Route 52, Bldg. 504 Hopewell Junction, NY 12533-6351 The IBM home page is http://www.ibm.com The IBM Microelectronics Division home page is http://www.chips.ibm.com